EFS ID:	1740900	
Application Number:	09188708	
International Application Number:		
Confirmation Number:	4655	
Title of Invention:	RISC MICROPROCESSOR ARCHITECTURE IMPLEMENTING MULTIPLE TYPED REGISTER SETS	
First Named Inventor/Applicant Name:	SANJIV GARG	
	STERNE KESSLER GOLDSTEIN AND FOX	
	SUITE 600	
	1100 NEW YORK AVENUE N W	
Correspondence Address:	- WASHINGTON DC 20005393	
	US -	
	Donald J. Featherstone/Jason Geider	
Filer:		
Filer: Filer Authorized By:	Donald J. Featherstone	
	Donald J. Featherstone SP018.C4	
Filer Authorized By:		
Filer Authorized By: Attorney Docket Number:	SP018.C4	
Filer Authorized By: Attorney Docket Number: Receipt Date:	SP018.C4 03-MAY-2007	

Payment information:

Submitted with Payment	no
------------------------	----

File Listing:

Number	Document Description	File Name	File Size(Bytes)	Multi Part /.zip	Pages (if appl.	
1		20470600004poa373.pdf	154852	yes	3	
	Multipa	rt Description/PDF files in	zip description			
	Document Description		Start	End		
	Power of Att	Power of Attorney		1 1		
	Assignee showing of ownership per 37 CFR 3.73(b).		2	3		
Warnings:						
Information:		Total Files Size (in bytes)		: 154852		
This Acknowl	ledgement Receipt evidences red I by the applicant, and including ost Card, as described in MPEP s	page counts, where application	he USPTO of the ir	dicated do		